



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/607,815	06/30/2000	Kenneth W. Batcher	72255/02662	2193
23380	7590	12/12/2003		
TUCKER, ELLIS & WEST LLP 1150 HUNTINGTON BUILDING 925 EUCLID AVENUE CLEVELAND, OH 44115-1475			EXAMINER HARKNESS, CHARLES A	
			ART UNIT	PAPER NUMBER
			2183	

DATE MAILED: 12/12/2003

4

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/607,815

Applicant(s)

BATCHER, KENNETH W.

Examiner

Charles A Harkness

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 25 September 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims 1 and 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Zolnowsky et al., U.S. Patent Number 4,566,063 (herein referred to as Zolnowsky).

2. Referring to claim 1 Zolnowsky has taught a method of operating a processor to repeatedly execute an associated instruction, comprising:

loading a register with a count value indicative of the number of times the associated instruction is to be executed (Zolnowsky column 11 line 58-column 12 line 24; the register would have to be loaded with the count value);

fetching and executing a REPEAT instruction indicating the associated instruction to be repeatedly executed (Zolnowsky column 11 line 58-column 12 line 24);

fetching the associated instruction (Zolnowsky column 11 line 58-column 12 line 24);  
and

repeatedly executing the associated instruction for as many times as indicated by the count value (Zolnowsky column 11 line 58-column 12 line 24; any instruction in the loop is repeatedly executed, if there is one instruction in the loop, or up to 3 instructions).

Without refetching the associated instruction (Zolnowsky column 2 lines 9-12).

3. Referring to claim 8 Zolnowsky has taught a processor for repeatedly execute associated instruction, said processor comprising:

load means for loading a register with a count value indicative of the number of times the associated instruction is to be executed (Zolnowsky column 11 line 58-column 12 line 24; the register would have to be loaded with the count value);

first fetch means for a REPEAT instruction indicating the associated instruction to be repeatedly executed (Zolnowsky column 11 line 58-column 12 line 24);

first execute means for executing the REPEAT instruction indicating the associated instruction to be repeatedly executed (Zolnowsky column 11 line 58-column 12 line 24);

second fetch means for fetching the associated instruction (Zolnowsky column 11 line 58-column 12 line 24; figure 8 shows two different paths for selecting the next instruction, or from the new PC); and

second execute means for repeatedly executing the associated instruction for as many times as indicated by the count value (Zolnowsky column 11 line 58-column 12 line 24; any instruction in the loop is repeatedly executed, if there is one instruction in the loop, or up to 3 instructions; figures 4-5, since the system uses multiple execution units, with each unit operating for most instructions, each execution part is considered a separate means);

Without refetching the associated instruction (Zolnowsky column 2 lines 9-12).

4. Claims 2-7 are rejected under 35 U.S.C. 102(b) as being anticipated by Shridhar et al, U.S. Patent Number 5,727,194 (herein referred to as Shridhar).

5. Referring to claim 2 Shridhar has taught a method of operating a processor to repeatedly execute an instruction, comprising:

Art Unit: 2183

fetching a REPEAT instruction (Shridhar figures 1,3,4 column 13 line 61-column 14 lines 40, column 15 lines 45-49);

executing a REPEAT instruction, wherein execution of the REPEAT instruction stores in a register a count value indicative of the number of times an associated instruction is to be executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46);

fetching the associated instruction; and

repeatedly executing the associated instruction for as many times as indicated by the count value (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54).

6. Referring to claim 3 Shridhar has taught a method of operating a processor to repeatedly execute an instruction, comprising:

loading a register with a count value indicative of the number of times an associated instruction is to be executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49);

fetching and executing a REPEAT instruction indicating the associated instruction that is to be repeatedly executed (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49);

incrementing a program counter (Shridhar column 15 lines 9-11 column 16 lines 15-20);

fetching the associated instruction (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49); and

Art Unit: 2183

repeatedly executing the associated instruction for as many times as indicated by a count value stored in a count register (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49).

7. Referring to claim 4 Shridhar has taught wherein said count value is stored in said count register before execution of said REPEAT instruction (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49; since the decode stage come before the fetch stage, as shown in figure 1, the information would be passed in the repeat circuitry before the repeat instruction was executed).

8. Referring to claim 5 Shridhar has taught wherein said REPEAT instruction includes the count value that is stored in said count register, wherein execution of the REPEAT instruction stores the count value in said count register (Shridhar figures 1,3,4 column 13 lines 61-67, column 14 lines 32-54 column 18 lines 5-46 column 15 lines 45-49).

9. Referring to claim 6 Shridhar has taught wherein said method further comprises: incrementing the program counter after the associated instruction has been executed for as many times as indicated by the count value (Shridhar column 15 lines 9-11 column 16 lines 15-20 column 18 lines 13-15; the program would have to increment to the next address that it can continue executing the program outside of the loop).

10. Referring to claim 7 Shridhar has taught wherein method further comprises: decrementing said count value stored in said register each time said associated instruction is executed; and determining whether said count value is less than or equal to zero (Shridhar column 18 lines 31-38).

11. Claims 9-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Kiuchi et al, U.S. Patent Number 5,579,493 (herein referred to as Kiuchi).

12. Referring to claim 9 Kiuchi has taught a processor for repeatedly executing an instruction, comprising:

first fetch means for fetching a REPEAT instruction (Kiuchi figure 1 reference numbers 106,119; sends the signal to the program memory to show to get the repeat instruction);

first execute means for executing a REPEAT instruction, wherein execution of the REPEAT instruction stores in a register a count value indicative of the number of times the instruction is to be executed (Kiuchi figure 1 reference numbers 104,105; figure 1 reference numbers 106,119; sends the signal to the program memory to show to get the repeat instruction);

second fetch means for fetching the associated instruction (Kiuchi figure 2 reference number 122,201; once repeating the instructions, the signal is sent out from 122,201 column 9 lines 18-26 figure 2 reference number 114,216 and 206; sends the signal to the selector in figure 1); and

second execute means for executing the associated instruction for as many times as indicated by the count value (Kiuchi figure 2; the execution means in figure 2 makes sure the associated instructions are executed for as many times as indicated in the count register).

13. Referring to claim 10 Kiuchi has taught a processor for repeatedly executing instruction, comprising:

load means for loading a register with a count value indicative of the number of times an instruction is to be executed (Kiuchi column 7 lines 18-31; there be required some loading means for the count to get into the correct register);

first fetch means for fetching a REPEAT instruction indicating the associated instruction that is to be repeatedly executed; (Kiuchi figure 1 reference numbers 106,119; sends the signal to the program memory to show to get the repeat instruction);

first execute mean for executing the REPEAT instruction indicating the associated instruction that is to be repeatedly executed (Kiuchi figure 1 reference numbers 104,105; figure 1 reference numbers 106,119; sends the signal to the program memory to show to get the repeat instruction);

means for incrementing a program counter (Kiuchi figure 1 reference numbers 104,105; figure 1 reference numbers 106,119; sends the signal to the program memory to show to get the repeat instruction; the PC would have to be incremented, if not properly incremented, then the program would only fetch one instruction);

second fetch means for fetching the associated instruction (Kiuchi figure 2 reference number 122,201; once repeating the instructions, the signal is sent out from 122,201 column 9 lines 18-26 figure 2 reference number 114,216 and 206; sends the signal to the selector in figure 1); and

second execute means for repeatedly executing the associated instruction for as many times as indicated by a count value stored in a count register (Kiuchi figure 2; the execution means in figure 2 makes sure the associated instructions are executed for as many times as indicated in the count register).

14. Referring to claim 11 Kiuchi has taught wherein said count value is stored in said count register before execution of said REPEAT instruction (Kiuchi column 3 lines 38-56 column 2 lines 55-58; figure 1 reference numbers 104,105, since the information for the instruction is sent



over the repeat control circuit from the decoder, the count will be stored before the repeat instruction is sent to the execution unit).

15. Referring to claim 12 Kiuchi has taught wherein said REPEAT instruction includes the count value that is stored in said count register, wherein execution of the REPEAT instruction stores the count value in said count register (Kiuchi column 3 lines 38-56 column 2 lines 55-58).

16. Referring to claim 13 Kiuchi has taught wherein said processor further comprises: means for incrementing the program counter after the associated instruction has been executed for as many times as indicated by the count value (Kiuchi column 5 lines 37-42; the PC would have to be incremented after the repeat process was completed, otherwise it would not continue to execute other instructions in the program).

17. Referring to claim 14 Kiuchi has taught wherein processor further comprises:  
means for decrementing said count value stored in said register each time said the instruction is executed; and

means for determining whether said count value is less than or equal to zero Kiuchi column 7 lines 33-44).

18. Referring to claim 15 Kiuchi has taught a processor for repeatedly executing one or more processor instructions, said processor comprising:

a memory address register associated with a main memory (Kiuchi column 8 lines 46-50);

a memory data register associated with the main memory (Kiuchi column 2 lines 30-36);

a memory control for generating memory control signals (Kiuchi column 3 lines 38-56);

Art Unit: 2183

a program counter for storing a memory address location of the main memory where an instruction is to be fetched (Kiuchi figure 1 reference number 106 column 5 lines 37-56);

an instruction register for storing an instruction that is to be executed (Kiuchi column 3 lines 9-22);

at least one general purpose register (Kiuchi column 12 lines 13-20; a register file);

decode and execute control logic for decoding and executing an instruction stored in the instruction register (Kiuchi figure 1 reference numbers 104,105 column 5 lines 37-56); and

a state machine for controlling the fetching and repeated execution of an associated instruction (Kiuchi column 6 lines 46-64; shows the different state the machine goes to implying a state machine).

19. Referring to claim 16 Kiuchi has taught wherein said processor further comprises an instruction buffer for storing the associated instruction (Kiuchi figure 1 reference number 108).

21. Referring to claim 17 Kiuchi has taught wherein said general purpose register includes a first register for storing a count value indicative of the number of times the one or more associated instructions are to be repeatedly executed (Kiuchi figure 2 reference number 207 column 7 lines 18-31).

21. Referring to claim 18 Kiuchi has taught wherein said state machine generates signals for decrementing the count value stored in the first register (Kiuchi column 7 lines 33-44).

22. Referring to claim 19 Kiuchi has taught wherein said state machine generates a signal for executing an instruction stored in said instruction register (Kiuchi column 1 lines 42-52; the states would have to have some indication of being ready to execute the instruction).

Art Unit: 2183

23. Referring to claim 20 Kiuchi has taught wherein said state machine generate a signal for incrementing said program counter after the associated instruction is repeatedly executed (Kiuchi column 7 lines 18-31; the program counter would be required to be incremented, otherwise only one instruction would ever be fetched for the entire system).

The previous rejections of claims 2-7 and 9-20 are maintained.

***Response to Arguments***

24. Applicant's arguments filed 09/25/03, paper number 3, have been fully considered but they are not persuasive.

25. In the remarks, Applicant argues in essence that:

“Shridhar et al. thus cannot be relied on for anticipating a REPEAT instruction for fetching an associated instruction and repeatedly executing a single instruction without refetching, as is the subject of the present independent claims 1, 2, and 3, particularly as presently amended.”

“...Kiuchi et al. Still relies on refetching in a ‘loop’ type method. This is still very different from the present method and implementation in which a single instruction is fetched a single time and repeatedly executed from the instruction register until a desired count is reached.”

“Shridhar et al. Also falls short with respect to context switching since this reference relies on additional registers...”

“Thus Shridhar et al. requires a specialized assembler and recompilation...”

26. This is not found persuasive. Only claims 1 and 8 mention the limitation of not refetching the instructions to be repeated in execution. And none of the claims mention any limitations about context switching or not needing specialized assemblers. The Applicant is not arguing against the references based on the claims, but is simply arguing against embodiments of the references outside of the scope of the claims.

Art Unit: 2183

27. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., repeatedly executing a single instruction without refetching) are not recited in the rejected claim(s).

Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579. The examiner can normally be reached on 8:00 A.M. – 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-7579.

Application/Control Number: 09/607,815

Page 12

Art Unit: 2183

Charles Allen Harkness

Examiner

Art Unit 2183

December 5, 2003



EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100